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Low-voltage flexible organic complementary inverters with high noise
margin and high dc gain
Xiao-Hong Zhang, William J. Potscavage, Jr., Seungkeun Choi, and Bernard Kippelena
Center for Organic Photonics and Electronics (COPE), School of Electrical and Computer
Engineering, Georgia Institute of Technology, Atlanta, Georgia 30332, USA
Received 11 December 2008; accepted 9 January 2009; published online 29 January 2009
We report on flexible organic complementary inverters using pentacene and C60 as active
semiconductors fabricated on a plastic substrate. Individual transistors as well as inverters show
good operational stability with negligible hysteresis. The threshold voltages are comparable for
p-channel pentacene and n-channel C60 organic field-effect transistors, and noise margins larger than
80% of the maximum theoretical values were obtained at a supply voltage VDD as low as 3 V. A high
dc gain of 180 was achieved at VDD=5 V. The inverters demonstrated good mechanical stability
when tested after bending under both tensile and compressive stress. © 2009 American Institute of
Physics. DOI: 10.1063/1.3077025
Driven by the demands for low-cost, large-area, and
flexible devices, complementary organic-based circuits are
attracting more attention due to their high power efficiency
and operation robustness. Previous demonstrations of or-
ganic complementary circuits often showed high operating
voltage,1–5 small noise margins,5,6 low dc gain,7 and electri-
cal instability such as hysteresis and threshold voltage
shifts.8,9 To date, two major obstacles have been hindering
the development of organic complementary circuits, which
are as follows: the lack of high-performance n-channel or-
ganic field-effect transistors OFETs and the challenge of
integrating both n- and p-channel OFETs on the same sub-
strate while maintaining high performance.10
In this paper, we report on flexible low-voltage organic
complementary inverters with both high noise margins and
high dc gains using pentacene and C60 as active semiconduc-
tors. In our recent work, we have demonstrated low-voltage
C60 n-channel OFETs with good electrical stability and low
contact resistance.11 To maintain operational stability for in-
verters, the interface of the gate insulator Al2O3 needs to be
passivated with a smooth, trap-free dielectric layer that is
stable for both n-channel and p-channel transport. In recent
studies, we have found that a thin passivation layer of poly-
styrene PS at the gate dielectric/semiconductor interface
provides high performance and good electrical stability not
only for C60 OFETs Ref. 12 but also for pentacene OFETs.
The complementary inverters were built on a 75 m
thick polyethylene naphthalate PEN substrate. Before use,
the PEN film was shrank by thermal annealing at 130 °C for
several hours in a vacuum oven. The inverters were fabri-
cated in a top-contact configuration, as shown in Fig. 1a,
with connections between transistors leading to the corre-
sponding circuit schematics shown in Fig. 1b. Source/drain
electrodes of Au for p-channel and Ca for n-channel transis-
tors were selected to minimize the contact resistance. A
50 nm thick layer of Au with a 10 nm thick layer of Ti was
deposited using an e-beam deposition system and served as a
common gate Gn,p for both n- and p-channel OFETs. This
common gate also serves as the input VIN node of the in-
verter. A 200 nm thick Al2O3 gate insulator was formed by
atomic layer deposition at 100 °C as described elsewhere.13
To better control the interfacial properties at the dielectric
and C60 /pentacene, the Al2O3 dielectric surface was coated
with a thin layer of PS to passivate the polar groups and
impurities at the interface. PS films were spin coated from a
4 mg/ml solution in toluene and annealed at 120 °C on a hot
plate for 1 h. After coating with PS, the dielectric surface
turned hydrophobic with a water contact angle of 88°. The
capacitance density COX was 26.5 nF /cm2, measured from
parallel-plate capacitors with 12 varying contact areas.
C60 Alfa Aesar and pentacene Sigma-Aldrich were
purified by thermal gradient zone sublimation prior to depo-
sition. The C60 50 nm and pentacene 50 nm layers were
deposited at rates of 0.3 and 1 Å/s, respectively. The top-
contact source/drain electrodes with Au 60 nm for
p-channel and Ca 150 nm for n-channel OFETs were de-
posited at a rate of 1 Å/s. The substrates were held unheated
during all the deposition processes with a chamber pressure
below 510−8 Torr. The semiconductor layers and source/
drain contacts were patterned by a set of shadow masks. A
photograph of the flexible inverters is shown in Fig. 1c. As
shown in the circuit diagram in Fig. 1b, the drain terminals
of the two OFETs Dn,p were connected to form the output
aAuthor to whom correspondence should be addressed. Electronic mail:
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FIG. 1. Color online a Schematics of the complementary inverter built
on a PEN substrate with pentacene and C60 as active semiconductors. b
Corresponding inverter circuit diagram. c Photograph of the inverters un-
der tensile stress transistors on the outer bent surface.
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node VOUT of the inverter. A supply voltage VDD was
applied to the source of p-channel OFETs Sp, while a low
power supply VSS=0 V in this case was applied to the
source of n-channel OFETs Sn. The electrical measure-
ments were performed in a nitrogen glovebox O2, H2O
0.1 ppm at normal pressure 1 atm in the dark using an
Agilent E5272A source/monitor unit and an Agilent E3647A
dc output power supply.
The current-voltage characteristics of both p-channel
and n-channel OFETs are shown in Figs. 2a–2d. The out-
put characteristics exhibit good ohmic-contact behavior for
both p-channel Fig. 2a and n-channel OFETs Fig. 2c
with IDS increasing linearly with VDS in the linear regime.
The transfer curves were measured for both forward and re-
verse gate biases as shown in Fig. 2b p-channel and Fig.
2d n-channel. No threshold voltage shift or hysteresis was
observed in either type of transistors, demonstrating good
electrical stability with PS at the gate dielectric interface for
both hole and electron transports. Field-effect mobilities 
and threshold voltages VT were calculated in the saturation
regime defined by standard metal-oxide-semiconductor FET
models by fitting the IDS versus VGS data to a square law
model. Also extracted from the transfer characteristics are
subthreshold slope S and maximum channel on-current
IDSmax. The extracted electrical parameters , VT, S,
and IDSmax calculated from forward bias scans are sum-
marized and compared in Table I. C60 n-channel transistors
show similar performance as the devices fabricated on rigid
substrates11 with a high mobility of 2.17 cm2 /V s, a low
threshold voltage VT of 2.1 V, and a sharp subthreshold slope
S of 0.3 V/decade. The pentacene p-channel transistors show
threshold voltage of 2.7 V and a subthreshold slope of 0.2
V/decade, which are comparable to those of C60 transistors.
However, the hole mobility is about six times lower than the
electron mobility 2.17 cm2 /V s. The lower mobility of
pentacene 0.33 cm2 /V compared to C60 was partially com-
pensated by having a channel width of the p-channel OFET
W=4030 m four times larger than that of the n-channel
transistor W=1030 m. A channel length L=70 m was
used for both devices.
With low threshold voltages for both transistors, the in-
verters could be operated at a supply voltage as low as 3 V.
The voltage transfer characteristics VTCs with a supply
voltage of VDD=3, 4, and 5 V are shown in Fig. 3a. The
switching voltage VM were obtained graphically from the
intersection of the VTC with the line VOUT=VIN VOUT de-
notes output voltage and VIN denotes input voltage. VM val-
ues are 2.4, 2, and 1.6 V corresponding to VDD=5, 4, and
3 V. These numbers are very close or equal to the maximum
theoretical values of 0.5 VDD, showing a good symmetry of
VTC due to the comparable threshold voltages in individual
n- and p-channel transistors. The noise margin was charac-
terized by the negative slope criteria.14 The noise margin low
NML and noise margin high NMH are 2.0 and 2.3 V for
VDD=5, 1.7, and 1.8 V for VDD=4 V, and 1.2 and 1.2 V for
VDD=3 V. Those values are higher than 80% of the maxi-
mum theoretical values of the noise margins NML=NMH
=0.5VDD. These results are believed to be among the highest
noise margin values obtained in organic complementary
inverters. The maximum dc voltage gain, defined as
dVOUT /dVIN, is dependent on VDD, as shown in Fig. 3b. A
high dc gain of 180 was achieved with VDD=5 V. The VIN
values at the highest dc gains correspond to VM values ob-
tained in Fig. 3a.
The inverters were subjected to bending experiments to
test their stability under flexing. They were tested before
bending test 1, tested again after bending under a tensile
stress test 2, devices on the outer bent surface, and then
tested after bending under a subsequent compressive stress
test 3, devices on the inner bent surface. During each bend-
ing test, the samples were bent at a radius R=5 mm, held in
that position for 5 s, and released. This cycle was repeated
five times. Since the thickness of the gate dielectric is negli-
gible compared with the thickness D of the substrate film
D=75 m, a strain =0.75% for a bending radius of
R=5 mm can be approximated from the value of D /2R.15,16
The changes to the transfer characteristics of individual
OFETs induced by the bending are shown in Fig. 4a. The
FIG. 2. a Representative output and b hysteretic transfer curves for pen-
tacene p-channel OFETs. c Representative output and d hysteretic trans-
fer curves for C60 n-channel OFETs.
TABLE I. Summary of the electrical parameters for pentacene p-channel
and C60 n-channel OFETs. W /L, channel width/length; , field-effect mo-












p-channel 4030/70 0.33 2.7 0.2 3.5
n-channel 1030/70 2.17 2.1 0.3 9.5
FIG. 3. Color online a VTCs of a static organic complementary inverter.
b Corresponding calculated dc gain values.
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saturation current for the pentacene p-channel OFET de-
creased by only 0.6% after the tensile strain but increased by
4% after the compressive strain. This observation agrees well
with the report of Yang et al.17 report on bending-stress-
driven transitions in pentacene thin films. On the other hand,
the n-channel saturation current increased both with the ten-
sile and compressive strains by 8% and 13%, respectively.
With these changes in the individual transistors, the VTC of
the inverter shifted by a negligible value of 0.6% under the
tensile strain and by a small fraction of 3% under the com-
pressive strain Fig. 4b. Accordingly, the maximum dc
gain increased by 11% and 20 %, respectively.
In summary, we have demonstrated organic flexible in-
verters with both high noise margin and high dc gain at low
supply voltage. With the surface of gate dielectrics passi-
vated using a thin layer of PS, both n-channel and p-channel
OFETs show negligible hysteresis and comparable threshold
voltages. The inverters can be operated at a supply voltage as
low as 3 V with noise margin values higher than 80% of their
maximum theoretical values. A high dc gain of 180 was ob-
tained at a supply voltage of 5 V. The performance of flexible
inverters did not degrade after bending; instead a small in-
crease in dc gains was observed. Due to the sensitivity of
both C60 semiconductor and the Ca electrode to ambient con-
ditions, these devices will require encapsulation to protect
them from oxygen and moisture.
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FIG. 4. Color online Superposition of a the transfer characteristics of
p-channel and n-channel OFETs and of b the VTCs of the inverters mea-
sured before/after tensile and compressive stress cycles.
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